

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/836,480	04/18/2001	Kazutaka Miyano	PNDF-01034	8820	
30743 75	590 06/10/2005		EXAMINER		
WHITHAM, CURTIS & CHRISTOFFERSON, P.C.			WANG, TED M		
11491 SUNSE	Γ HILLS ROAD				
SUITE 340			ART UNIT	PAPER NUMBER	
RESTON, VA	20190		2634		

DATE MAILED: 06/10/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

	•			<i>(</i>)			
		Application	n No.	Applicant(s)			
		09/836,48	0	MIYANO, KAZUTAKA			
	Office Action Summary	Examiner		Art Unit			
		Ted M. Wa	ing	2634			
Period fo	The MAILING DATE of this communication ap or Reply	pears on the	cover sheet with the c	orrespondence address			
THE - Exte after - If the - If NO - Failt Any	ORTENED STATUTORY PERIOD FOR REPL MAILING DATE OF THIS COMMUNICATION. nsions of time may be available under the provisions of 37 CFR 1. SIX (6) MONTHS from the mailing date of this communication. e period for reply specified above is less than thirty (30) days, a repo period for reply is specified above, the maximum statutory period are to reply within the set or extended period for reply will, by statuting received by the Office later than three months after the mailing a patent term adjustment. See 37 CFR 1.704(b).	136(a). In no eve by within the statu will apply and wil e, cause the appl	ent, however, may a reply be time story minimum of thirty (30) days Il expire SIX (6) MONTHS from ication to become ABANDONEI	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).			
Status							
1)⊠	Responsive to communication(s) filed on 04 J	lanuary 200	<u>5</u> .				
2a)⊠	∑ This action is FINAL. 2b) This action is non-final.						
3) 🗌	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposit	ion of Claims	,			•		
5)⊠ 6)⊠ 7)⊠	Claim(s) <u>1-8</u> is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. Claim(s) <u>4-6</u> is/are allowed. Claim(s) <u>1-3</u> is/are rejected.						
Applicat	ion Papers				٠		
10)⊠	The specification is objected to by the Examine The drawing(s) filed on <u>04 January 2005</u> is/are Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Examine The Specific Specif	e: a)⊠ acce e drawing(s) b ction is require	e held in abeyance. See ed if the drawing(s) is obj	e 37 CFR 1.85(a). sected to. See 37 CFR 1.121(d).			
Priority (under 35 U.S.C. § 119						
12)⊠ a)	Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority documen 2. Certified copies of the priority documen 3. Copies of the certified copies of the priority application from the International Burea See the attached detailed Office action for a list	its have bee its have bee ority docume au (PCT Rule	n received. n received in Applicati ents have been receive e 17.2(a)).	on No ed in this National Stage			
Attachmer	at(s) ce of References Cited (PTO-892)		4) Interview Summary	(PTO-413)			
2) Notice 3) Infor	ce of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08 er No(s)/Mail Date)	Paper No(s)/Mail Da				

Art Unit: 2634

DETAILED ACTION

Response to Arguments

1. Applicant's arguments with respect to claim 1-3, 7, and 8 have been considered but are most in view of the new ground(s) of rejection.

Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 1-3 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ooishi (US 5,886,946) in view of Yoshimura (US 6,198,322).
 - In regard claim 1, Ooishi discloses a PLL circuit comprising:

 a functional block having a current source (Fig. 30 and Fig. 43 elements 53 and

 54, column 3 line 51 column 4 line 3, and column 32 lines 45-67); and

 a bias generation means for generating a constant current source bias signal for controlling the current source of the functional block (Fig. 30 and Fig. 43 element 52 and column 3 lines 19-61),

said bias generation means comprising bias control means which changes the bias signal according to the frequency of the input signal (Fig.30 and Fig.43 element 52 and column 3 lines 19-61, where element 52 is a phase/frequency

Art Unit: 2634

source of the charge pump base on the external clock and internal feedback clock as shown in Fig.30 and Fig.43), and a differential amplifier receiving current from the current source (Fig.30 and Fig.31 element 804, and column 32 line 52 – column 33 line 30).

Ooishi discloses the claimed invention as described as above paragraph except a DLL circuit instead of a PLL circuit. Yoshimura shows that a DLL circuit (Fig.2) has the same function structure as that of a PLL circuit (Fig.1) with substituting the VCO (Fig.1 element 5) to a delay stage (Fig.2 element 4) that is an equivalent structure known in the art. Therefore, because these two (DLL circuit

and PLL circuit) were art-recognized equivalents at the time the invention was

made, one of ordinary skill in the art would have found it obvious to substitute a

delayed stage circuit for VCO.

comparator generates UP and DOWN control signals to control the current

Page 3

In regard claim 2, Ooishi further discloses the limitation that the bias generation means comprises: a first bias generation circuit for generating a primary bias signal corresponding to a predetermined constant current (Fig.30 and Fig.43 elements 51a, 51b, and 53 with UP and /DOWN inputs fixed at a predetermined value); and a second bias generation circuit for generating an internal bias signal based on a bias correction signal output from the bias control means according to the frequency of the primary bias signal and the input signal (Fig.30 and Fig.43 element UP, /DOWN, and 53, and column 3 line 34 – column 4 line 3).

Art Unit: 2634

In regard claim 3, Ooishi further discloses the limitation that the bias control means comprising: measuring means for measuring the frequency of the input signal (Fig.30 and Fig.43 elements 52 with Ext. CLK input and int. CLK); and correction signal generation means for outputting a bias correction signal based on the results of the measurement with the measuring means (Fig.30 and Fig.43 elements 52 output UP and /DOWN).

Allowable Subject Matter

- 4. Claims 4-6 are allowed.
- 5. Claims 7 and 8 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.
- 6. The following is an examiner's statement of reasons for allowance:
 - □ The examiner's statement of reasons for allowance has been given in the Office action dated 09/29/2004.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Conclusion

7. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP

Art Unit: 2634

§ 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

- 8. A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.
- 9. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ted M. Wang whose telephone number is 571-272-3053. The examiner can normally be reached on M-F, 7:30 AM to 5:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Stephen Chin can be reached on 571-272-3056. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2634

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Ted M Wang Examiner Art Unit 2634

Ted M. Wang

SHUWANG LIU PRIMARY EXAMINER

Sharay Ti